



TRANSMITTAL FORM

Application Serial Number	10/611,739
Filing Date	July 1, 2003
First Named Inventor	Eugene A. Fitzgerald et al.
Group Art Unit	Not yet known
Examiner Name	Not yet assigned
Attorney Docket No.	ASC-044C1
Patent No.	Not applicable
Issue Date	Not applicable

ENCLOSURES (check all that apply)

- | | | |
|--|---|---|
| <input type="checkbox"/> Fee Transmittal Form
<input type="checkbox"/> Check Attached
<input type="checkbox"/> Copy of Fee Transmittal Form

<input type="checkbox"/> Amendment/Response
<input type="checkbox"/> Preliminary
<input type="checkbox"/> After Final
<input type="checkbox"/> Affidavits/declaration(s)
<input type="checkbox"/> Letter to Official Draftsperson including Drawings [Total Sheets _____]

<input type="checkbox"/> Petition for Extension of Time

<input type="checkbox"/> Information Disclosure Statement
<input type="checkbox"/> Form PTO-1449
<input type="checkbox"/> Copies of IDS Citations

<input type="checkbox"/> Certified Copy of Priority Document(s)

<input type="checkbox"/> Sequence Listing submission
<input type="checkbox"/> Paper Copy/CD
<input type="checkbox"/> Computer Readable Copy
<input type="checkbox"/> Statement verifying identity of above | <input type="checkbox"/> Copy of Notice to File Missing Parts of Application

<input type="checkbox"/> Formal Drawing(s)

<input type="checkbox"/> Request For Continued Examination (RCE) Transmittal

<input type="checkbox"/> Power of Attorney (Revocation of Prior Powers)

<input type="checkbox"/> Terminal Disclaimer

<input type="checkbox"/> Executed Declaration and Power of Attorney for Utility or Design Patent Application

<input type="checkbox"/> Small Entity Statement

<input type="checkbox"/> CD(s) for large table or computer program

<input type="checkbox"/> Amendment After Allowance

<input type="checkbox"/> Request for Certificate of Correction
<input type="checkbox"/> Certificate of Correction (in duplicate) | <input type="checkbox"/> Notice of Appeal to Board of Patent Appeals and Interferences

<input type="checkbox"/> Appeal Brief (in triplicate)

<input type="checkbox"/> Status Inquiry

<input checked="" type="checkbox"/> Return Receipt Postcard
<input checked="" type="checkbox"/> Certificate of First Class Mailing under 37 C.F.R. 1.8

<input type="checkbox"/> Certificate of Facsimile Transmission under 37 C.F.R. 1.8

<input type="checkbox"/> Additional Enclosure(s) (please identify below)

<input checked="" type="checkbox"/> Correction of Information Disclosure Statement |
|--|---|---|


CORRESPONDENCE ADDRESS

Direct all correspondence to: Patent Administrator
Testa, Hurwitz & Thibault, LLP
High Street Tower
125 High Street
Boston, MA 02110
Tel. No.: (617) 248-7000
Fax No.: (617) 248-7100

SIGNATURE BLOCK

Date: July 24, 2003
Reg. No. 33,497
Tel. No.: (617) 310-8108
Fax No.: (617) 248-7100

Respectfully submitted,


Steven J. Frank
Attorney for Applicant(s)
Testa, Hurwitz & Thibault, LLP
High Street Tower
125 High Street
Boston, MA 02110



PATENT
Attorney Docket No. ASC-044C1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT(S): Eugene A. Fitzgerald et al.
SERIAL NO.: 10/611,739 GROUP NO.: Not yet known
FILING DATE: July 1, 2003 EXAMINER: Not yet assigned
TITLE: METHOD OF FABRICATING CMOS INVERTER AND
INTEGRATED CIRCUITS UTILIZING STRAINED SILICON
SURFACE CHANNEL MOSFETS

CERTIFICATE OF FIRST CLASS MAILING UNDER 37 C.F.R. 1.8

I hereby certify that this correspondence, and any document(s) referred to as enclosed herein, is/are being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this 24th day of July, 2003.


Karen Boucher

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Submitted herewith is/are:

1. Correction of Information Disclosure Statement (1 page);
2. Transmittal Form (1 page);
3. return receipt postcard.



PATENT
Attorney Docket No. ASC-044C1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT(S): Eugene A. Fitzgerald et al.
SERIAL NO.: 10/611,739 GROUP NO.: Not yet known
FILING DATE: July 1, 2003 EXAMINER: Not yet assigned
TITLE: METHOD OF FABRICATING CMOS INVERTER AND
INTEGRATED CIRCUITS UTILIZING STRAINED SILICON
SURFACE CHANNEL MOSFETS

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

CORRECTION OF INFORMATION DISCLOSURE STATEMENT

Sir:


Reference is made to the Information Disclosure Statement submitted on July 1, 2003, which refers to (among other applications) U.S. Serial No. 10/266,336. In fact, the correct serial number is 10/266,339.

Please charge any fee occasioned by this paper to our Deposit Account No. 20-0531.

Respectfully submitted,

Date: July 24, 2003
Reg. No. 33,497

Tel. No.: (617) 310-8108
Fax No.: (617) 248-7100



Steven J. Frank
Attorney for Applicant(s)
Testa, Hurwitz, & Thibault, LLP
High Street Tower
125 High Street
Boston, Massachusetts 02110